Enumerations |
enum | CSL_TmrHwControlCmd {
CSL_TMR_CMD_LOAD_PRDLO = 0,
CSL_TMR_CMD_LOAD_PRDHI = 1,
CSL_TMR_CMD_LOAD_PSCHI = 2,
CSL_TMR_CMD_START_TIMLO = 3,
CSL_TMR_CMD_START_TIMHI = 4,
CSL_TMR_CMD_STOP_TIMLO = 5,
CSL_TMR_CMD_STOP_TIMHI = 6,
CSL_TMR_CMD_RESET_TIMLO = 7,
CSL_TMR_CMD_RESET_TIMHI = 8,
CSL_TMR_CMD_START64 = 9,
CSL_TMR_CMD_STOP64 = 10,
CSL_TMR_CMD_RESET64 = 11,
CSL_TMR_CMD_START_WDT = 12,
CSL_TMR_CMD_LOAD_WDKEY = 13
} |
| This enum describes the commands used to control the GP timer through CSL_tmrHwControl().
More...
|
enum | CSL_TmrHwStatusQuery {
CSL_TMR_QUERY_COUNT_LO = 0,
CSL_TMR_QUERY_COUNT_HI = 1,
CSL_TMR_QUERY_TSTAT_LO = 2,
CSL_TMR_QUERY_TSTAT_HI = 3,
CSL_TMR_QUERY_WDFLAG_STATUS = 4
} |
| This enum describes the commands used to get status of various parameters of the GP timer. These values are used in CSL_tmrGetHwStatus().
More...
|
enum | CSL_TmrIpGate { CSL_TMR_CLOCK_INP_NOGATE = 0,
CSL_TMR_CLOCK_INP_GATE = 1
} |
| This enum describes whether the Timer Clock input is gated or not gated.
More...
|
enum | CSL_TmrClksrc { CSL_TMR_CLKSRC_INTERNAL = 0,
CSL_TMR_CLKSRC_TMRINP = 1
} |
| This enum describes the Timer Clock source selection.
More...
|
enum | CSL_TmrEnamode { CSL_TMR_ENAMODE_DISABLE = 0,
CSL_TMR_ENAMODE_ENABLE = 1,
CSL_TMR_ENAMODE_CONT = 2
} |
| This enum describes the enabling/disabling of Timer.
More...
|
enum | CSL_TmrPulseWidth { CSL_TMR_PWID_ONECLK = 0,
CSL_TMR_PWID_TWOCLKS = 1,
CSL_TMR_PWID_THREECLKS = 2,
CSL_TMR_PWID_FOURCLKS = 3
} |
| This enum describes the Timer Clock cycles (1/2/3/4).
More...
|
enum | CSL_TmrClockPulse { CSL_TMR_CP_PULSE = 0,
CSL_TMR_CP_CLOCK = 1
} |
| This enum describes the mode of Timer Clock (Pulse/Clock).
More...
|
enum | CSL_TmrInvInp { CSL_TMR_INVINP_UNINVERTED = 0,
CSL_TMR_INVINP_INVERTED = 1
} |
| This enum describes the Timer input inverter control.
More...
|
enum | CSL_TmrInvOutp { CSL_TMR_INVOUTP_UNINVERTED = 0,
CSL_TMR_INVOUTP_INVERTED = 1
} |
| This enum describes the Timer output inverter control.
More...
|
enum | CSL_TmrMode { CSL_TMR_TIMMODE_GPT = 0,
CSL_TMR_TIMMODE_DUAL_UNCHAINED = 1,
CSL_TMR_TIMMODE_WDT = 2,
CSL_TMR_TIMMODE_DUAL_CHAINED = 3
} |
| This enum describes the mode of Timer (GPT/WDT/Chained/Unchained).
More...
|
enum | CSL_TmrState { CSL_TMR_TIMxxRS_RESET_ON = 0,
CSL_TMR_TIMxxRS_RESET_OFF = 1
} |
| This enum describes the reset condition of Timer (ON/OFF).
More...
|
enum | CSL_TmrTstat { CSL_TMR_TSTAT_HIGH = 1,
CSL_TMR_TSTAT_LOW = 0
} |
| This enum describes the status of Timer.
More...
|
enum | CSL_TmrWdflagBitStatus { CSL_TMR_WDFLAG_NOTIMEOUT = 0,
CSL_TMR_WDFLAG_TIMEOUT = 1
} |
| This enumeration describes the flag bit status of the timer in watchdog mode.
More...
|