

# PIC18C Reference Manual



## MICROCHIP PICmicro<sup>®</sup> 18C MCU Family Reference Manual

Table 31-1: PIC18CXXX Instruction Set Summary

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word		Status Affected	Notes
			MSb	LSb		
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>						
ADDWF f, d, a	Add WREG and f	1	0010	01da	FFFF	C, DC, Z, OV, N 1, 2, 3
ADDWFC f, d, a	Add WREG and Carry bit to f	1	0010	00da	FFFF	C, DC, Z, OV, N 1, 2, 3
ANDWF f, d, a	AND WREG with f	1	0001	01da	FFFF	Z, N 1, 2, 3
CLRF f, a	Clear f	1	0110	101a	FFFF	Z 2, 3
COMF f, d, a	Complement f	1	0001	11da	FFFF	Z, N 1, 2, 3
CPFSEQ f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	FFFF	None 4
CPFSGT f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	FFFF	None 4
CPFSLT f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	FFFF	None 4
DECf f, d, a	Decrement f	1	0000	01da	FFFF	None 2
DECFSZ f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0000	01da	FFFF	C, DC, Z, OV, N 1, 2, 3, 4
DCFSNZ f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0010	11da	FFFF	None 1, 2, 3, 4
INCF f, d, a	Increment f	1	0010	10da	FFFF	None 1, 2
INCFSZ f, d, a	Increment f, Skip if 0	1 (2 or 3)	0010	10da	FFFF	C, DC, Z, OV, N 1, 2, 3, 4
INFSZ f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0011	11da	FFFF	None 1, 2, 4
IORWF f, d, a	Inclusive OR WREG with f	1	0001	00da	FFFF	None 1, 2
MOVF f, d, a	Move f	1	0101	00da	FFFF	Z, N 1, 2
MOVFF <sub>s, f<sub>d</sub></sub>	Move <sub>s</sub> (source) to <sub>f<sub>d</sub></sub> (destination) 2nd word	2	1100	FFFF	FFFF	None 2
MOVWF f, a	Move WREG to f	1	0110	111a	FFFF	None 2
MULWF f, a	Multiply WREG with f	1	0000	001a	FFFF	None
NEGF f, a	Negate f	1	0110	110a	FFFF	None
RLCF f, d, a	Rotate Left f through Carry	1	0011	01da	FFFF	C, DC, Z, OV, N 1, 2
RLNCF f, d, a	Rotate Left f (No Carry)	1	0100	01da	FFFF	Z, N 1, 2
RRCF f, d, a	Rotate Right f through Carry	1	0011	00da	FFFF	C, Z, N 1, 2
RRCNF f, d, a	Rotate Right f (No Carry)	1	0100	00da	FFFF	Z, N 1, 2
SETF f, a	Set f	1	0110	100a	FFFF	None 2
SUBFWB f, d, a	Subtract f from WREG with borrow	1	0101	01da	FFFF	C, DC, Z, OV, N 1, 2
SUBWF f, d, a	Subtract WREG from f	1	0101	11da	FFFF	C, DC, Z, OV, N 1, 2
SUBWFB f, d, a	Subtract WREG from f with borrow	1	0101	10da	FFFF	C, DC, Z, OV, N 1, 2
SWAPF f, d, a	Swap nibbles in f	1	0011	10da	FFFF	None 1, 2, 4
TSTFSZ f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	FFFF	None 2
XORWF f, d, a	Exclusive OR WREG with f	1	0001	10da	FFFF	Z, N
<b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>						
BCF f, b, a	Bit Clear f	1	1001	bbba	FFFF	None 1, 2
BSF f, b, a	Bit Set f	1	1000	bbba	FFFF	None 1, 2
BTFSZ f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	FFFF	None 3, 4
BTFSZ f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	FFFF	None 3, 4
BTG f, d, a	Bit Toggle f	1	0111	bbba	FFFF	None 1, 2

- Note 1:** When a PORT Register is modified as a function of itself (e.g., MOVF, PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 Register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal program memory, the write continues until terminated.

# Section 31. Instruction Set

Table 31-1: PIC18CXXX Instruction Set Summary (Continued)

Mnemonic, Operands	Description	16-Bit Instruction Word		Cycles	Status Affected	Notes
		MSb	LSb			
<b>CONTROL OPERATIONS</b>						
BC	Branch if Carry	1110 0010	nnnn nnnn	1 (2)	None	
BN	Branch if Negative	1110 0110	nnnn nnnn	1 (2)	None	
BNC	Branch if Not Carry	1110 0011	nnnn nnnn	1 (2)	None	
BNN	Branch if Not Negative	1110 0111	nnnn nnnn	1 (2)	None	
BNV	Branch if Not Overflow	1110 0101	nnnn nnnn	1 (2)	None	
BNZ	Branch if Not Zero	1110 0001	nnnn nnnn	1 (2)	None	
BOV	Branch if Overflow	1110 0100	nnnn nnnn	1 (2)	None	
BRA	Branch Unconditionally	1101 0nnn	nnnn nnnn	1 (2)	None	
BZ	Branch if Zero	1110 110s	kkkk kkkk	1 (2)	None	
CALL	Call subroutine	1111 kkkk	kkkk kkkk	2	None	
CLFRWD	Clear Watchdog Timer	0000 0000	0000 0100	1	TO, PD	
DAW	Decimal Adjust WREG	0000 0000	0000 0111	1	C	
GOTO	Go to address	1110 1111	kkkk kkkk	2	None	
NOP	No Operation	0000 0000	0000 0000	1	None	
NOP	No Operation	1111 xxxx	xxxx xxxx	1	None	4
POP	Pop top of return stack (TOS)	0000 0000	0000 0110	1	None	
PUSH	Push top of return stack (TOS)	0000 0000	0000 0101	1	None	
RCALL	Relative Call	1101 1nnn	nnnn nnnn	2	None	
RESET	Software device RESET	0000 0000	1111 1111	1	All	
RETFIE	Return from interrupt enable	0000 0000	0001 000s	2	PIE/GIEH, PEIE/GIEL	
RETLOW	Return with literal in WREG	0000 1100	kkkk kkkk	2	None	
RETURN	Return from Subroutine	0000 0000	0001 001s	2	None	
SLEEP	Go into standby mode	0000 0000	0000 0011	1	TO, PD	

- Note 1:** When a PORT Register is modified as a function of itself (e.g., MOVF, PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 Register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal program memory, the write continues until terminated.

# PIC18C Reference Manual

Table 31-1: PIC18CXXX Instruction Set Summary (Continued)

Mnemonic, Operands	Description	16-Bit Instruction Word		Cycles	Status Affected	Notes
		MSb	LSb			
<b>LITERAL OPERATIONS</b>						
ADDLW	Add literal and WREG	0000 1111	kkkk kkkk	1	C, DC, Z, OV, N	
ANDLW	AND literal with WREG	0000 1011	kkkk kkkk	1	Z, N	
IORLW	Inclusive OR literal with WREG	0000 1001	kkkk kkkk	1	Z, N	
MOVLW	Move literal (12-bit) 1st word to FSRx	1110 1110	00FF kkkk	2	None	
MOVLW	Move literal to BSR<3:0>	0000 0001	0000 kkkk	1	None	
MOVLW	Move literal to WREG	0000 1110	kkkk kkkk	1	None	
MULLW	Multiply literal with WREG	0000 1101	kkkk kkkk	1	None	
RETLW	Return with literal in WREG	0000 1100	kkkk kkkk	2	None	
SUBLW	Subtract WREG from literal	0000 1000	kkkk kkkk	1	C, DC, Z, OV, N	
XORLW	Exclusive OR literal with WREG	0000 1010	kkkk kkkk	1	Z, N	
<b>DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS</b>						
TBLRD*	Table Read	0000 0000	0000 1000	2	None	
TBLRD+*	Table Read with post-increment	0000 0000	0000 1001	2	None	
TBLRD-*	Table Read with post-decrement	0000 0000	0000 1010	2	None	
TBLRD+*	Table Read with pre-increment	0000 0000	0000 1011	2	None	
TBLWT*	Table Write	0000 0000	0000 1100	2 (5)	None	
TBLWT+*	Table Write with post-increment	0000 0000	0000 1101	2 (5)	None	
TBLWT-*	Table Write with post-decrement	0000 0000	0000 1110	2 (5)	None	
TBLWT+*	Table Write with pre-increment	0000 0000	0000 1111	2 (5)	None	

- Note 1:** When a PORT Register is modified as a function of itself (e.g., MOVF, PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 Register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal program memory, the write continues until terminated.