
Chapter 1 Diversity of Processor Architectures





ON THE DIVERSITY OF PROCESSOR ARCHITECTURES Digital electronics history


Quick reminder


1947: Invention of the Bipolar Junction Transistor → by Bardeen, Schokley and Brattain (Bell labs), Nobel Prize winners

1958/1959: Creation of Integrated Circuits

by Texas Instruments (hybrid IC), then Fairchild (true monolithic IC)

1960: Invention of the MOS Field-Effect Transistor → by Mohammed Atalla and Dawon Kahng








First processor



The first ever commercialised processor is the Intel 4004 in 1971.

It has 2,300 transistors with a 10 μm etching process (4-bit processor, 16 pins, 740 kHz, 90 kIPS or kilo-Instructions Per Second).




Processors evolution



Ever since, processors have evolved following natural selection.

Those that matched specific needs improved while others disappeared from markets and research labs.



Processors evolution



As for animals and plants, the evolution process of processors is never-ending. New processor architectures are likely to born in the next few years!



Let's take a look at the current processor architectures.

Common processor architectures



MCU	AP	GPP	SoC / SoB	FPGA	DSP	(GP) GPU
-----	----	-----	-----------	------	-----	----------

Common processor architectures




General architecture Control processors		Hybrid architectures	Specialised architectures Coprocessors or Calculus processo			
MCU	АР	GPP	SoC / SoB	FPGA	DSP	(GP) GPU
Micro Controller Unit	Application Processor	General Purpose Processor Computer	System on Chip / Board - FPGA-AP - FPGA-MCU - GPP-GPU - AP	Field Programmable Gate Array	Digital Signal Processor	Graphics Processing Unit General Purpose GPU
	CONTROL		- MCU-analog	C		5

Common processor architectures



General architecture Control processors		· · · · · · · · · · · · · · · · · · ·		ised architectures ors or Calculus processors		
MCU	ΑΡ	GPP	SoC / SoB	FPGA	DSP	(GP) GPU
Micro Controller Unit	Application Processor	General Purpose Processor	System on Chip / Board	Field Programmable Gate Array	Digital Signal Processor	Graphics Processing Unit
			 FPGA-ÁP FPGA-MCU GPP-GPU AP 			General Purpose GPU
	CPU		- MCU-analog	LOGIC	CF	V

Applications Architectures Designers and products Market shares



ÉCOLE PUBLIQUE D'INGÉNIEURS CENTRE DE RECHERCHE





MCUs (Microcontroller Units, fr: *micro-contrôleurs*) are the most common processors in our environment (talking about quantity).

We use about 200 processors every day, without even being aware!



















MCUs are control processors that are dedicated to the supervision of electronic processes. They control their input/output interfaces with their application-custom embedded firmware.


They aim for markets applications that require low-cost, low-consumption, small-size, and big production volumes.






The IoT (Internet of Thing, fr: *objets connectés*) is the major market for MCUs. The IoT is the Internet extension to physical world objects and places. It is considered as the third Internet evolution and has been therfore named « Web 3.0 ».

With 3.6 billions of active connections in 2015, 11.7 billions in 2020 and 30 billions planned in 2025, the IoT counted for 18% of MCUs population in 2019 and will be around 29% in 2025.






Architecture



MCU processors are digital systems integrated onto an Integrated Circuit. They are designed to be stand-alone (no need for external RAM, HDD ...).





Board and schematic



Example of a schematic that uses a Microchip's PIC18 MCU.

Olimex PIC-USB-4550 board.






Board and schematic



Exercise: link these board devices to the schematic in the previous slide.






MCU families



There is a big number of MCU products from various designers and foundries, each made for different uses.

MCUs from the same family possess the same CPU and associated buses. The ISA (Instruction Set Architecture, fr: *jeu d'instructions*) and the toolchain are therefore similar. The difference between same-family MCUs resides in the peripherals set and the memory resources.






Arduino project




The Arduino project is certainly the most famous MCU-based electronic project. However it is too user-friendly (too magic, too many hidden things) and is not used in professional environments, which is why it is not studied in engineer schools.





Even though the MCU market is very competitive, the vast majority of MCU founders (e.g. STMicroelectronics, Renesas, Texas Instruments, NXP, ...) use similar CPU architectures: the Cortex-M family, designed by the British company ARM

This guaranties an access to reliable development tools, libraries and software services. Some tools can also be open-source (IP / Graphical / USB / Bluetooth, stack, RTOS, ...).




MCU – MICROCONTROLLER UNIT ARM's Cortex CPU



ARM offers the Cortex-M series, with 'M' standing for "MCU".

This includes a whole family of MCU cores that are suitable for a wide range of applications.



arm CORTEX®-M7						
Nested v interrupt		Wake-up contr				
CPU Armv7-M						
Memory pro	otection unit	DSP	FPU			
2x	ITM trace	Data watchpoint	JTAG			
AHB-Lite	ETM trace	Breakpoint unit	Serial wire			
I-cache D-TCM		I-TCM	ECC			
D-cache	AXI-M					





STMicroelectronics



As an example let's take a look at the range of STM32. Those are 32-bit MCUs based on a Cortex-M core.

They are designed by the French-Italian company STMicroelectronics, which also is the main European manufacturer.




STMicroelectronics



ENSI CAEN COLE PUBLIQUE D'INGÉMIEURS CEVITED DE RECHERCHE STMicroelectronics



The STMicroelectronics Nucleo project offers low-cost (≈ €10) evaluation boards that use ARM-based MCUs and industrial development tools.



Market shares



Let's take a look at an annual markets study.



2019 Embedded Markets Study

Integrating IoT and Advanced Technology Designs,

Application Development & Processing Environments


March 2019



© 2019 AspenCore All Rights Reserved

Market shares

My *current* embedded project is programmed mostly in:





C

25

Market shares

Please select the processor vendors you are <u>currently using</u>.

Texas Instruments STMicroelectronics Atmel (now Microchip) Microchip Technology Freescale (now NXP) NXP 17% Altera (Intel FPGA) 16% Xilinx 16% Intel 14% **Analog Devices** 11% Silicon Labs 10% 9% Renesas **Cypress Semiconductor** 9% Broadcom 6% AMD 5% Lattice Semiconductor 4% Maxim 4% Microsemi (now Microchip) 4% Infineon 4% **NVIDIA** 4% 3% Qualcomm Marvell 3% Energy Micro (now SiLabs) 3% **Digi/Rabbit Semiconductor** 2% 2% Samsung IBM 2% Applied Micro 2% 2% Cavium Cirrus Logic 1% Toshiba 1% Spansion (now Cypress) 1%

Merged Brands Combined	%
Microchip/Atmel/Microsemi (Net)	40
NXP/Freescale (Net)	28
Intel/Altera (Net)	26
Silicon Labs/Energy (Net)	10
Cypress/Spansion (Net)	9

Top Four Brands by Region: Americas: TI, Microchip, STMicro, Atmel EMEA: STMicro, NXP, TI, Atmel APAC: TI, Atmel, Freescale, STMicro

2019 (N = 458)



e

EE Times embedded 2019 Emb

2019 Embedded Markets Study

27%

26%

22%

22%

21%



E

MCU – MICROCONTROLLER UNIT

Market shares

Which of the following 32-bit chip families would you consider for your next embedded project?

		TI C2000 MCUs 5%
STMicroelectronics STM32 (ARM)	31%	TI TM4Cx (ARM) 5%
Atmel/Microchip SAMxx (ARM)	21%	Renesas RZ (ARM Cortex-A) 5%
		Xilinx Virtex-5 (with PowerPC 405) 5%
Microchip PIC 32-bit (MIPS)	19%	Energy Micro/SiLabs EFM32 4%
Freescale/NXP i.MX (ARM)	15%	Atmel/Microchip AT91xx 4%
		Renesas RX 4%
NXP LPC (ARM)	15%	Microsemi/Microchip SmartFusion SoC FPGA (Cortex 3%
Freescale/NXP Kinetis (ARM/Cortex-M4/M0)	14%	Microsemi/Microchip SmartFusion2 SoC FPGA
Villey Zerry (with deal ADM Control AD)	4.49/	Qualcomm (any) 3% NXP MPC5xxx 3%
Xilinx Zynq (with dual ARM Cortex-A9)	14%	NXP MPC5xxx 3% Freescale/NXP PowerPC 55xx 3%
TI MSP432	13%	Microsemi/Microchip FPGA (Cortex-M1, softcore) 3%
Atmel/Microchip (AVR32)	1.3%	NVIDIA Tegra 3%
Atmei/Microchip (AVR32)	12%	SiLABS Precision 32 (ARM) 3%
Altera (Intel FPGA) SoC-FPGA (with dual ARM Cortex-A9)	12%	TI Hercules (ARM) 3%
Altera (Intel FPGA) Nios II (soft core)	11%	AMD Fusion, Athlon, Sempron, Turion, Opteron, 📕 3%
		Xilinx Virtex-4 (with PowerPC 405) 📕 2%
Arduino	11%	Freescale/NXP PowerPC 5xx, 6xx 📕 2%
TI Sitara (ARM)	11%	Infineon Tricore 📕 2%
		Infineon XM C4000 (ARM) 📕 2%
Atmel/Microchip AT91xx/ATSAMxx (ARM)	10%	Marvell 2%
Cypress PSOC 4 (ARM Cortex-M0) / PSoC 5 (ARM	9%	Freescale/NXP PowerPC 7xx, 8xx 2%
Intel Many Deptime Colored Core 2, Core W		Freescale/NXP 68K, ColdFire 2%
Intel Atom, Pentium, Celeron, Core 2, Core iX	8%	Infineon AURIX (TriCore-based) 2%
SiLABS EFM32/Tiny or Giant Gecko	8%	Renesas RH850 2%
TI SimpleLink (ARM)	7%	Freescale/NXP Vybrid (ARM) 1% Infineon XMC1000 (ARM Cortex-M0) 1%
TI SIMPIELINK (ARIVI)	1%	AMD Alchemy (MIPS) 1%
Xilinx MicroBlaze (soft-core)	7%	Freescale/NXP PowerQUICC 1%
Broadcom (any)	6%	Spansion/Cypress FM3 (ARM) 1%
		AMCC PowerPC 4xx 1%
TI Tiva (ARM)	6% 2019 (N = 469)	IBM PowerPC 4xx, 7xx 1%
Renesas Synergy (ARM Cortex-M)	6%	SPARC (any) 1%
TI OMAP	6%	Infineon other TriCore-based 32-bit families (i.e 🕴 %
TI UMAP	0%	

2019 Embedded Markets Study



Market shares



e


Which of the following 8-bit chip families would you consider for your next embedded project?

Atmel/Microchip AVR Microchip PIC STMicroelectronics ST8 TI TMS370, 7000 Freescale/NXP HC Intel 80xx, '251	13% 13% 13% 13% 13% 13%	25%	44% 43% 46%			
Atmel/Microchip 80xx Renesas H8	$10\%^{12\%}$ $9\%^{11\%}$					
Xilinx PicoBlaze (soft core) SiLabs 80xx	9% 9% 8%	By Regions	World	Americas	EMEA	APAC
NXP/Philips P80x, P87x, P89x CypressPSoC 1 (M8C) / PSoC 3 (8051)	8% 10% 7% 9%	Atmel Microchip AVR	44%	44%	52%	39%
Zilog Z8, Z80, Z180, eZ80	5%	Microchip PIC	38%	41%	43%	23%
Parallax Maxim 80xx	4% 2% 4% 2%	STMicro ST8	25%	22%	31%	28%
Infineon XC800, C500 EFM8	2% 3% 2% 3%					
Digi / Rabbit 2000, 3000 Toshiba	2%	2019 (N = 351) 2017 (N = 462)				

GPP GENERAL PURPOSE PROCESSORS

Applications Architecture Motherboards

Superscalar processor







GPP (General Purpose Processors) have a complex CPU architecture that gives them a great adaptability especially for executing non-optimised programs.

Most of the time, those programs contain sequential code with a lot of tests and function calls, which are difficult to accelerate.


444	prev = NULL;
445	<pre>for (mpnt = oldmm->mmap; mpnt; mpnt = mpnt->vm_next) {</pre>
446	<pre>struct file *file;</pre>
447	
448	<pre>if (mpnt->vm_flags & VM_DONTCOPY) {</pre>
449	<pre>vm_stat_account(mm, mpnt->vm_flags, -vma_pages(mpnt));</pre>
450	continue;
451	}
452	charge = 0;
453	<pre>if (mpnt->vm_flags & VM_ACCOUNT) {</pre>
454	<pre>unsigned long len = vma_pages(mpnt);</pre>
455	
456	<pre>if (security_vm_enough_memory_mm(oldmm, len)) /* sic */</pre>
457	<pre>goto fail_nomem;</pre>
458	charge = len;
459	}
460	<pre>tmp = kmem_cache_alloc(vm_area_cachep, GFP_KERNEL);</pre>
461	if (!tmp)
462	<pre>goto fail_nomem;</pre>
463	<pre>*tmp = *mpnt;</pre>
464	INIT_LIST_HEAD(&tmp->anon_vma_chain);
465	<pre>retval = vma_dup_policy(mpnt, tmp);</pre>
466	if (retval)
467	<pre>goto fail_nomem_policy;</pre>

root/kernel/fork.c - www.kernel.org



Their target market are personal and professional computer and laptops.

Thus their main usage is for general applications (i.e. not specific) for personal and professional uses. Most of the time that does not require all the computing power that is really available



Slideshow (LibreOffice Impress)

Development (Visual Studio Code) System monitor (Ubuntu)

GPP – GENERAL PURPOSE PROCESSOR


Applications




Of course some applications are likely to need full capability of the hardware, even though they are not the most common ones.

One can think of audio, image and video processing or software development as wellknown examples.

	Créer Affichage Options Aide			
TAP 170.00 III	11 4 / 4 0 • 1 Bar •	•• 15.1.3		
Chercher (Ctrl	+ F)		10 Audio	11 Audio
	Nom	se-134bpm	Conga and Tambourine-106bpm	Congat
A Sounds	Empos-130bpm.alc		8	
22 Drums	Bouncy-117bpm.alc			
∿ Instruments	F Break Booty-90bpm.alc			
+ Audio Effect	F Break Booty-130bpm.alc			8
-t. MIDI Effects	FE Break Classic Machine-134bpm.alc			
C Max for Live	FE Clapping Flamenco-120bpm.alc			
<3 Plug-ins	FE Conga and Tambourine-106bpm.alc		8	8
▶ Clips	► Congas-128bpm.aic			
- Samples	▶ Deep House-120bpm.alc			
	▶ Dirty Neptune-96bpm.alc			
PLACES	Dolak-85bpm.alc			
Packs V	▶ Drum and Bass Live-170bpm.alc	·		
0	Cliquez pour pré-écouter			
		5		
Nom du Groove	Base Quantif. Timing Aléat. Dynam.			





Audio editing (Ableton)

Audio processing

Image processing



Industrial applications are a historical part of GPP uses.

They are typically encountered on control tasks or specialised calculus functions. This market tends to use integrated solutions, such as AP (Application Processor), SoC (System on Chip), DSP (Digital Signal Processor), FPGA (Field Programmable Gate Array) ...



Radar GM400 (Thalès)





Automatic bollard Box j200

GPP – GENERAL PURPOSE PROCESSOR

Applications



Please note that GPPs can also be used in embedded systems applications. For instance this is the NUC Core i5, an Intel motherboard.



Intel architectures



Let's have a look on major Intel architectures. Note that Intel is the historical and current leader of GPP market, but it is also the leader of semi-conductors market.




GPP – GENERAL PURPOSE PROCESSOR


Intel architectures



Today's leading GPP architectures ar the Intel Core i3/i5/i7/i9 families.

However there are many other actors and manufacturers aiming for different markets.















Architecture



A GPP consists of a are processing element, with no main memory.


A GPP possesses one or several CPU (of same architecture) that are associated with their cache memories. They use an UMA (Uniform Memory Access) and and interface controller.



GPP – GENERAL PURPOSE PROCESSOR Example: Intel Core i5


ENSI CAEN COLE PUBLICIE DI INCEMENTE COLE PUBLICIE DI INCEMENTE

Example of the Intel Core i5 family.



Example: Intel Core i5






Intel Core i5 700/800 Lynnfield die

GPP – GENERAL PURPOSE PROCESSOR Example: Intel Core i5

GPP integrated into a motherboard

Bus






Intel Core i5 700/800 Lynnfield die

GPP – GENERAL PURPOSE PROCESSOR Example: Intel Core i5

GPP integrated into a motherboard





Motherboard




A GPP must be carried onto a motherboard, on which main memory (RAM) and external interface peripherals will be placed.

Example of a motherboard from ASUS, second leader of world market in 2016.

Peripheral slots _
(external peripherals)

Chipset / South Bridge
 (interface peripherals)



Superscalar architecture




GPPs have CPU said to be superscalar. Processors with this type of CPU pipeline are generally characterised by the implementation of the following hardware accelerating mechanisms:

- *Out-Of-Order* execution stage: instructions are not executed in the programmed order. A hardware scheduler looks for dependencies on data, the intermediate results are stored in other registers and instructions are executed in another order (in comparison to the "programmed" order).
- Branch-prediction stage: use statistics and counters to estimate the success rate of a test statement (if, else, for, while, ...)
- RISC-like execution stage: even if the ISA (Instruction Set Architecture) is CISC.

Superscalar architecture



Die of a Core i7 CPU (Intel Sandy Bridge generation).



Intel Core i7

Superscalar architecture



However, GPP's great adaptability and hardware complexity leads to a lack of determinism and performance when it comes to the execution of specific algorithms.


For GPPs, the calculation power is simply not good when compared to the power consumption and the price.

GPPs are designed to support an high-end OS (Operating System, fr: *Système d'exploitation*) and to execute application code. As already mentioned, they are not specialised for signal, image, audio and video processing for instance.



Summary





Superscalar CPU


- Out-Of-Order execution
- Branch prediction
- Not determinist
- Bad (calculus power) / (Watt x Cost) ratio

Метогу

- Uniform Memory Access (UMA)
- Cache memory:
 - ightarrow Fast transfer technologies
 - → Copy information from main memory (DATA or INST.)
 - \rightarrow Cache controllers for keeping data up to date
- \rightarrow Not determinist

Market shares: Intel vs. AMD






Quarter

https://www.cpubenchmark.net/market_share.html



Applications Architecture Qualcomm

ARM







The AP (Application Processor) market is recent and has started with mobile phones and tablets.

APs embed many functionalities and hardware services, and even SoC (System on Chip).




Source:



Mobile phones is the main target market for APs.

This market has led to an overwhelming use of the Android operating system in 2016 (Android is a Linux-kernel based OS).







However application processors are seen in many other embedded systems as well, whatever the final application: consumer, defence, transport, ...

In those cases they are usually embedded with an operating system and a graphical interface.



Freebox Revolution





Sony X94C 4K television

Cook tablet (EOLANE, made in Caen)



In most cases, APs are used by high-level operating systems.

On those markets, GNU/Linux systems and customs versions reign supreme.

Example of EOLANE (French, #2 in Europe): industrial platform working with a Freescale iMX6 SoC/AP based on a GNU/Linux system.






Here are the two major solutions of user-oriented AP-based boards:

Raspberry Pi (Broadcom BCMxxxx SoC) and Beaglebone (TI AM335x SoC) projects.

These solutions are also based on GNU/Linux operating systems.

They are more likely to be used for prototyping stages or in a teaching environment, but cannot be industrialised. However hardened versions exist.






Architecture



An application processor has one or several superscalar generalist CPUs. Their work is to execute the high-level operating systems (virtual or real) and application codes.

An AP may also have many calculus specialised functions (such as GPU, DSP, cryptography, ...), an evolved peripheral set and an internal memory. However the latter is not capable of containing the operating system but has a bootloader instead.


As a consequence a DDR volatile main memory and a remanent mass storage (MMC, eMMC, SDcard) must both be added as external components.



Architecture



APs are fully operational systems in an integrated circuit (heterogeneous architecture). Nonetheless main memory must be added as an external component.




Comparison of control processors



Contrary to MCUs, which contain all hardware services in a single chip, application processors require an important unitary cost and are therefore no the best solution for low-cost or large-quantities productions.


Yet if the application needs evolved interface and/or connectivities, MCUs are not suitable any more because of their low performances. APs then become the best solution.



Architecture



Observe the point of a heterogeneous architecture for video games applications.



Qualcomm Snapdragon solution

The market leader is Qualcomm.

This is due to its Snapdragon family dedicated to mobile phones market.







Qualcomm Snapdragon solution



Internal architecture and hardware functionalities of the Qualcomm Snapdragon 810.

Introducing the Snapdragon 810 Processor

Advanced Graphics & Compute with the Adreno 430 – the best GPU Qualcomm Technologies' has ever made

4K primary & external display support with ecoPix and TruPalette and 3:1 pixel compression

Mobile industry's FIRST announced multi-channel 4G LTE SoC supporting Category 9 Carrier Aggregation



Qualcomm Technologies' FIRST 14-bit Dual ISP for highest quality, depth enabled photography. Up to 21MP for main camera with depth assist, phase detect, for sharper dual camera user experiences FIRST Announced ARM®v8-A/64-bit using Cortex®-A57+ Cortex®-A53

Mobile industry's FIRST announced dual channel 1600 MHz LPDDR4 memory Qualcomm Technologies' FIRST UFS 2.0

Support

Greatly improved power management for DSP/Sensor Engine, Low Power Snapdragon Voice Activation (SVA), 12channel surround sound decode

Qualcomm Technologies' FIRST hardware implementation of 4K HEVC/ H.265 video encode. HEVC designed to deliver up to 50% better video compression

Qualcomm Adreno and Qualcomm Hexagon are pro


60

Solution ARM : Cortex-A



Les deux leaders du marché hors terminaux mobiles sont Texas Instruments et Freescale, deux fondeurs offrant de larges communautés d'utilisateurs.

Observons la famille i.MX6 de Freescale :




ARM Cortex-A solution



Outside of the mobile phones market, the ARM Cortex-A is the leading architecture in embedded markets. The 'A' stands for "Application".


ARM[®] Cortex[®] Processors across the Embedded Market







Applications Architecture Nvidia products Markets








GPUs (*Graphics Processing Unit***)** are specialised co-processors dedicated for high intensity calculus and processing.

The term of GPGPU (General Purpose GPU) appeared in the last few years. It relates to massive computing in very sense. Applications are diverse: finance, research, science, medical imagery, video games, ...




http://www.nvidia.com/content/gpu-applications/PDF/gpu-applications-catalog.pdf

Architecture



GPU possess a shared NUMA (Non Uniform Memory Access), allowing a cloning of data to be processed and a execution parallelism. They integrated a massively parallel architecture.



Nvidia products: the Tesla P100 board



Let's take a look at the Tesla P100 board characteristics. It has been produced by Nvidia in 2016 and it is dedicated to the then most advanced data centres.

The GPU is a Nvidia GP100.



https://www.nvidia.com/fr-fr/data-center/tesla-p100/


SPECIFICATIONS

GPU Architecture	NVIDIA Pascal
NVIDIA CUDA® Cores	3584
Double-Precision Performance	5.3 TeraFLOPS
Single-Precision Performance	10.6 TeraFLOPS
Half-Precision Performance	21.2 TeraFLOPS
GPU Memory	16 GB CoWoS HBM2
Memory Bandwidth	732 GB/s
Interconnect	NVIDIA NVLink
Max Power Consumption	300 W
ECC	Native support with no capacity or performance overhead
Thermal Solution	Passive
Form Factor	SXM2
Compute APIs	NVIDIA CUDA, DirectCompute, OpenCL [™] , OpenACC

TeraFLOPS measurements with NVIDIA GPU Boost[™] technology

Nvidia products: Pascal architecture





WITH CoWoS® WITH HBM2 COMPARED TO NVIDIA MAXWELL[™] ARCHITECTURE FOR BIG DATA WORKLOADS WITH NVIDIA NVLINK[™] FOR MAXIMUM APPLICATION SCALABILITY

Nvidia products: GP100 GPU architecture





70

Nvidia products: GP100 GPU architecture



The Nvidia GP100 GPU in a nutshell

- 6 Graphics Processing Clusters
- 30 Texture Processing Clusters (5 / GPC)
- 60 Streaming Multiprocessors (2 / TPC)
- 3840 single precision cores (64 / SM)
- 1920 double precision units (32 / SM)
- 240 texture units (4 / SM)
- 8 memory controllers
 - 8 x 512 KB = 4096 KB L2 cache
 - 4 pairs that control HBM2 DRAM

Note : the Tesla P100 board uses only 56 SMs out of the 60 available in the GP100 GPU.

Tesla Products	Tesla K40	Tesla M40	Tesla P100
GPU	GK110 (Kepler)	GM200 (Maxwell)	GP100 (Pascal)
SMs	15	24	56
TPCs	15	24	28
FP32 CUDA Cores / SM	192	128	64
FP32 CUDA Cores / GPU	2880	3072	3584
FP64 CUDA Cores / SM	64	4	32
FP64 CUDA Cores / GPU	960	96	1792
Base Clock	745 MHz	948 MHz	1328 MHz
GPU Boost Clock	810/875 MHz	1114 MHz	1480 MHz
Peak FP32 GFLOPs ¹	5040	6840	10600
Peak FP64 GFLOPs ¹	1680	210	5300
Texture Units	240	192	224
Memory Interface	384-bit GDDR5	384-bit GDDR5	4096-bit HBM2
Memory Size	Up to 12 GB	Up to 24 GB	16 GB
L2 Cache Size	1536 KB	3072 KB	4096 KB
Register File Size / SM	256 KB	256 KB	256 KB
Register File Size / GPU	3840 KB	6144 КВ	14336 KB
TDP	235 Watts	250 Watts	300 Watts
Transistors	7.1 billion	8 billion	15.3 billion
GPU Die Size	551 mm²	601 mm ²	610 mm²
Manufacturing Process	28-nm	28-nm	16-nm FinFET

The GFLOPS in this chart are based on GPU Boost Clocks.

TSMC

Nvidia products: GP100 GPU architecture



GPUs integrate a large number of classical pipeline CPUs but with vectorial SIMD execution units.

- EU = Execution Unit SIMD = Single Instruction Multiple Data
- GPC = Graphics Processing Cluster
 TCP = Texture Processing Cluster
 SM = Streaming Multiprocessor
 (multithreaded processor)
- Warp = thread of SIMD instructions
- DP = Double Precision
- LD/ST = Load/Store
- SFU = Special Function Unit
- Tex = Texture

_							monucu	on Cache				_			_	
Instruction Buffer									Instruction Buffer							
Warp Scheduler Dispatch Unit Dispatch Unit									Warp Scheduler Dispatch Unit Dispatch Unit							
Dispatch Unit Register File (32,768 x 32-bit)							_									
							Register File (32,768 x 32-bit)									
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
							Texture /	L1 Cache	ř –							
Tex Tex						Tex				Tex						

Nvidia products: Telsa P100 board Communication and interconnection systems (Tesla P100) 4 NVlink / GPU 40 GB/s / NVlink PCIe SWITCH NVlink NVlink NVlink NVlink GPU GPU GPU GPU CPU NVlink NVlink HIGH BANDWIDTH HIGH BANDWIDTH HIGH BANDWIDTH HIGH BANDWIDTH MEDIUM GRAPHICS MEMORY GRAPHICS MEMORY GRAPHICS MEMORY GRAPHICS MEMORY BANDWIDTH LARGE SYSTEM MEMORY

GPU – GRAPHICS PROCESSING UNITS




GPU – GRAPHICS PROCESSING UNITS

Nvidia products: application example



Example of an application using the Nvidia Tesla P100 board.




GPU – GRAPHICS PROCESSING UNITS

Markets



The undisputed leader of the GPU/IGP market is Intel, thanks to their graphics coprocessors IGPs (Integrated Graphics Units) embedded in a wide range of their GPPs (more than 70% of market shares in 2016).



GPU – GRAPHICS PROCESSING UNITS

Markets




Nonetheless the leader of high-performance external solutions in the American company Nvidia.



Applications Architecture

Texas Instruments





Applications




DSPs (Digital Signal Processors) are dedicated to applications with Digital Signal Processing (fr: Traitement numérique du signal).



Architecture



DSPs are very close to MCUs: they are autonomous systems. However their CPU is specialised for signal processing and calculus.



Architecture



DSP's CPUs possess execution units dedicated for MAC (Multiply Accumulate) or SOP (Som Of Products) operations. These are elementary operations met in almost every signal processing algorithm.


Expansion of the Danielson-Lanczos Lemma to 8 terms:

$$F(n) = \sum_{k=0}^{N/8-1} x(8k) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+4) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{\frac{N}{2}}^{n} \sum_{k=0}^{N/8-1} x(8k+2) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{\frac{N}{2}}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+6) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} \sum_{k=0}^{N/8-1} x(8k+1) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+5) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+5) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+5) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+7) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{2}}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+7) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} + W_{N}^{n} W_{\frac{N}{4}}^{n} \sum_{k=0}^{N/8-1} x(8k+7) e^{\frac{-j2\pi kn}{(\frac{N}{8})}} +$$

Architecture



CPU with MAC/SOP dedicated execution units. The ISA (Instruction Set Architecture) contains specific instructions for working with these EUs.



MAC = SOP


MAC : Multiply-Accumulate SOP : Som of Products

ISA : Instruction Set Architecture EU : Execution Unit

Texas Instruments products: C5500



This is the Texas Instruments C5500 DSP, one of the leading DSP solutions.



Texas Instruments products: C5500

Here is an extract of the C5500 datasheet, with a summary of its characteristics.

https://www.ti.com/lit/ds/symlink/tms320c5533.pdf



1.1 Features


- CORE:
 - High-Performance, Low-Power, TMS320C55x
 Fixed-Point Digital Signal Processor
 - 20-, 10-ns Instruction Cycle Time
 - 50-, 100-MHz Clock Rate
 - One or Two Instructions Executed per Cycle
 - Dual Multiply-and-Accumulate Units (Up to 200 Million Multiply-Accumulates per Second [MMACS])
 - Two Arithmetic and Logic Units (ALUs)
 - Three Internal Data and Operand Read Buses and Two Internal Data and Operand Write Buses
 - Software-Compatible with C55x Devices
 - Industrial Temperature Devices Available
 - 320KB of Zero-Wait State On-Chip RAM, Composed of:
 - 64KB of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit
 - 256KB of Single-Access RAM (SARAM), 32 Blocks of 4K x 16-Bit
 - 128KB of Zero Wait-State On-Chip ROM (4 Blocks of 16K x 16-Bit)
 - Tightly Coupled FFT Hardware Accelerator




Texas Instruments products: C6600



Let's switch to the Keystone C6600. This Texas Instruments DSP is one of the highest performances in the current market.






Texas Instruments products: C6600

Texas Instruments C6600 CorePac.

Memory configurable as cache memory or addressable SRAM with no bandwidth loss.

UMA or NUMA models configurable for each core.






Texas Instruments products: C6600



C6600 core with:

- 14-stage VLIW hardware pipeline (Very Long Instruction Word)
- software pipeline with a max width of 8 instructions



Texas Instruments products: C6600



These DSPs are designed for both parallel and daisy-chain work.

Parallel configuration is suitable for massive parallel processing whereas daisy-chain configuration is more suitable for deep processes algorithms.



Solutions Texas Instruments : C6600

Advantage of using daisy-chain configuration:




Texas Instruments products: Keystone II




That's not all, TI also offers the Keystone II family. It consists of an AP-SoC with application processors dedicated for digital signal processing applications.

The main target is the telecommunications area.



Texas Instruments products: Keystone II







Actors

The historical and current leader is by far Texas Instruments. TI was the first company to design DSP in 1982.







Actors



Here is the range of Texas Instruments processors.


Microcontrollers (MCUs)		ARM®-based Processors			Digital Signal Processors		
16-bit Ultra Low Power MCU	32-bit Real-Time MCU	32-bit ARM MCU	32-bit ARM Processors for Performance Applications	Application Processors	Singlecore DSP	Multicore DSP	Ultra Low Power DSP
• MSP430™ ₪	• C2000™	 TMS570 Cortex® R4 RM4 Cortex® R4F TMS470M Cortex® M3 Automotive 	 Sitara[™] Cortex A and ARM9 KeyStone Cortex® A15 and Cortex® A15 + DSP 	 OMAP™ Processors DaVinci™ Video Processors 	 C6000[™] Power Optimized 	 KeyStone Multicore DSP+ARM C6000[™] Multicore 	• C5000™⊉

Actors



G


Which of the following DSP chip families would you consider for your next embedded project?





Classifying processors according to their execution model

SISD – SIMD – MISD – MIMD




ECOLE PUBLIQUE D'INGENIEURS CENTRE DE RECHERCHE



Disclaimer








Flynn's classification



Flynn's classification (1972)



Simple data stream : each operand contains only one piece of data (one memory cell per operand).

Multiple data streams: each operand contains multiple pieces of data (a fixed-size array per operand).


Single instruction stream: the CPU can execute one instruction at once (sequential execution).

Multiple instruction streams: the CPU can execute multiple instructions at once, either using data parallelism (e.g. *forall* loop) or using control parallelism (e.g. parallel sections).





SISD – Single Instruction stream, Single Data stream



The processor execute one instruction at once, each instruction operand containing a single memory cell.

This is the typical mono-processor architecture:

- \rightarrow Von Neumann architecture
 - \rightarrow MCUs and old GPP generations
 - → Sequential processor (no parallelism)

→ Scalar processor

 \rightarrow A single piece of data (a single memory cell) for each operand



SISD – Single Instruction stream, Single Data stream

Example: TI C6600 assembly language Adding two floats

; Single Precision ADD ADDSP A17, A5, A5

; Result: : A5 = A5 + A17 Example canonical C: Adding two floats


float a, b ;

// Initialising a and b ...

a = a + b ;



SIMD – Single Instruction stream, Multiple Data streams



The same instruction will be executed by multiple EUs, each processing its own piece of data. It means the whole CPU will execute a single instruction on multiple pieces of data.

Parallel architecture with centralised control unit:

→ Vectorial processor

→ GPU

 \rightarrow Intel SSE and AVR instructions set architecture for x86

SSE = Streaming SIMD Extension (SSE, SSE2, SSE3, SSE4)

AVR = Advanced Vector Extensions (AVX, AVX2, AVX512)



SIMD – Single Instruction stream, Multiple Data streams


```
Example: TI C6600 assembly language
Adding two couples of floats
```

```
: Dual ADD Single Precision
DADDSP A21:A20, A25:A24, A25:A24
```

```
: Result:
A25 = A25 + A21
A24 = A24 + A20
```

```
; Just like the SSE for Intel, the C6600
; DSP has a C extension (C functions)
: for vectorial instructions
```

Example: x86 SSE C, adding four couples of floats float A[N], B[N], C[N] ; for(int i = 0 ; i < N ; i += 4) {</pre> __m128 reg b = _mm_load_ps(&B[i]); __m128 reg_c = _mm_load_ps(&C[i]); m128 reg_a = _mm_add_ps(reg_b , reg_c) ; __mm_store_pd(&A[i] , reg_a); }




Lanes per type in a 128-bit SIMD register

104



MISD – Multiple Instruction streams, Single Data stream



Each EU execute its own instruction, with single pieces of data.

Few practical applications

 \rightarrow code redundancy (for detection of execution errors)


→ VLIW processors (Very Long Instruction Word)

e.g. C66xx Texas Instruments DSP

Flynn's classification




MISD – Multiple Instruction streams, Single Data stream



Data cache control



MIMD – Multiple Instruction streams, Multiple Data streams



Each EU executes its own instructions flow on their own data flow.

Execution Unit can be grouped as a cluster.

Parallel architectures with independent control units

→ Super-scalar processors

- \rightarrow Any modern GPP: x86-x64 (CISC), Cortex-A (RISC)
- → Includes use of SPMD (*Single Program, Multiple Data*)



MIMD – Multiple Instruction streams, Multiple Data streams

Example: TI C6600 assembly language Simultaneously adding and multiplying two different couples of data

```
; Dual ADD Single Precision
; Dual SUBSTRACT Single Precision
DADDSP A21:A20, A25:A24, A25:A24
| DSUBSP B25:B24, B23:B22, B23:B22
```

; The pipes (||) explicitly indicate that ; instructions must be executed in parallel ; (use of software pipeline)

; Result ; A25 = A25 + A21 ; A24 = A24 + A20 ; B23 = B25 - B23 ; B22 = B24 - B22

```
Example: C and OpenMP
Parallelisation of for loop
#pragma omp parallel reduction(+:acc)
{
    #pragma omp for schedule(static)
    for( k = 0; k < size; k ++ )
    {
        acc += A[i * size + k] * x[k];
    }
}</pre>
```