# CACHE

## Modules
| CACHE Symbols Defined
| CACHE Enumerated Data Types
| CACHE Functions

## Detailed Description

## Introduction

### Overview

This page describes the Functions, Data Structures, Enumerations and Macros within CACHE module.

This module uses three cache architectures, Level 1 Program (L1P), Level 1 Data (L1D) and Level 2 CACHE architectures, The L1P and L1D can be configured as 0K, 4K, 8K, 16K, or 32K CACHE size. The L2 can be configured as 32KB, 64KB, 128KB, or 256KB CACHE size. This CACHE module supports the Block and Global Coherence Operations.

### References

1. TMS320TCI6484 Data Sheet SPRS438 (Dec 2007)

Copyright 2012, Texas Instruments Incorporated